Processor register

Results: 545



#Item
51A Formally-Verified C Compiler Supporting Floating-Point Arithmetic Sylvie Boldo∗ , Jacques-Henri Jourdan† , Xavier Leroy† , and Guillaume Melquiond∗ ∗ Inria  Saclay–ˆIle-de-France & LRI, CNRS UMR 8623, Univ

A Formally-Verified C Compiler Supporting Floating-Point Arithmetic Sylvie Boldo∗ , Jacques-Henri Jourdan† , Xavier Leroy† , and Guillaume Melquiond∗ ∗ Inria Saclay–ˆIle-de-France & LRI, CNRS UMR 8623, Univ

Add to Reading List

Source URL: www.lri.fr

Language: English - Date: 2013-04-16 09:27:03
52Everybody be cool, this is a roppery! Vincenzo Iozzo zynamics GmbH Tim Kornau zynamics GmbH

Everybody be cool, this is a roppery! Vincenzo Iozzo zynamics GmbH Tim Kornau zynamics GmbH

Add to Reading List

Source URL: www.trailofbits.com

Language: English - Date: 2016-04-15 11:36:17
53Optimizing M AKWA on GPU and CPU Thomas Pornin, <> May 18, 2015 Abstract We present here optimized implementations of the M AKWA password hashing

Optimizing M AKWA on GPU and CPU Thomas Pornin, <> May 18, 2015 Abstract We present here optimized implementations of the M AKWA password hashing

Add to Reading List

Source URL: www.bolet.org

Language: English - Date: 2015-09-06 14:08:28
54COMP 520 FallVirtual machines (1) Virtual machines

COMP 520 FallVirtual machines (1) Virtual machines

Add to Reading List

Source URL: www.sable.mcgill.ca

Language: English - Date: 2007-10-19 00:48:21
55Lecture: Out-of-order Processors • Topics: branch predictor wrap-up, a basic out-of-order processor with issue queue, register renaming, and reorder buffer  1

Lecture: Out-of-order Processors • Topics: branch predictor wrap-up, a basic out-of-order processor with issue queue, register renaming, and reorder buffer 1

Add to Reading List

Source URL: www.eng.utah.edu

Language: English - Date: 2015-02-18 09:37:16
    56

    PDF Document

    Add to Reading List

    Source URL: mesl.ucsd.edu

    Language: English - Date: 2014-04-07 23:09:33
    57

    PDF Document

    Add to Reading List

    Source URL: sysrun.haifa.il.ibm.com

    Language: English - Date: 2009-08-27 04:46:23
    58

    PDF Document

    Add to Reading List

    Source URL: mesl.ucsd.edu

    Language: English - Date: 2014-04-29 20:45:24
    59Exploiting Eager Register Release in a Redundantly Multi-Threaded Processor Niti Madan, Rajeev Balasubramonian School of Computing, University of Utah {niti, rajeev}@cs.utah.edu ∗  Abstract

    Exploiting Eager Register Release in a Redundantly Multi-Threaded Processor Niti Madan, Rajeev Balasubramonian School of Computing, University of Utah {niti, rajeev}@cs.utah.edu ∗ Abstract

    Add to Reading List

    Source URL: www.cs.utah.edu

    Language: English - Date: 2006-10-26 00:39:27
      60Porting GCC to the AMD64 architecture Jan Hubiˇcka ˇ s. r. o. SuSE CR, , http://www.ucw.cz/˜hubicka

      Porting GCC to the AMD64 architecture Jan Hubiˇcka ˇ s. r. o. SuSE CR, , http://www.ucw.cz/˜hubicka

      Add to Reading List

      Source URL: gcc.cybermirror.org

      Language: English - Date: 2004-08-29 18:00:00